

	USER GUIDE	Date : 20 January 2005 Doc. no. : DSP_DevKit_UG Iss./Rev : 1.00 Page : 1
---	-------------------	---

User Guide

DSP Development Kit

for the UC1394a-1

Contents

1	PREFACE.....	6
1.1	Document Organization.....	6
1.2	Documentation Overview	6
1.3	Notational conventions.....	6
1.4	Trademarks	7
1.5	Revision history	7
2	KIT OVERVIEW.....	8
2.1	UC1394a-1 MCM	9
2.2	UC1394a Carrier Board	9
2.3	micro-line® Power Supply Board	10
2.4	Interfaces and Connectors	10
2.4.1	Software Streaming.....	10
2.4.2	micro-line® Peripheral Interface.....	11
2.4.3	IEEE1394 Interface	13
2.4.4	IEEE1394 Data Transfer Methods	13
2.4.5	UART Interface.....	16
2.4.6	I/O Pins.....	17
2.4.7	McBSP Interfaces.....	18
2.4.8	USB Interface	19
2.4.9	I ² C Interface.....	19
2.4.10	Analog Inputs	20
2.4.11	RTC	20
2.4.12	LEDs.....	20
2.4.13	System Reset	20
2.4.14	DSP JTAG interface	20
2.4.15	FPGA JTAG interface.....	21
2.4.16	Power Supply Input	21
3	APPLICATION EXAMPLES	22
3.1	Download procedure.....	22
3.2	LED Control (toggle_led)	23
3.3	UART (hello).....	23
3.4	Buffered Character I/O (dbg_out)	23
3.5	I/O Pins (io_pin)	24

	USER GUIDE DSP DEVELOPMENT KIT	Date : 20 January 2005 Doc. no. : DSP_DevKit_UG Iss./Rev : 1.00 Page : 3
---	---	---

3.6	Peripheral Interface (periph_if)	24
3.7	IEEE1394 asynchronous transactions(async_1394).....	25
3.7.1	Initial steps	26
3.7.2	Incoming transactions	27
3.7.3	Outgoing transactions	29
3.8	Software Streaming (isoch_1394).....	33
3.8.1	Initial steps	33
3.8.2	Transmitting streaming data.....	34
3.8.3	Receiving streaming data.....	36
4	TECHNICAL DATA	39
4.1	Connector Pinout Summary by Interface.....	39
4.2	Connector Pinout Summary by Connector.....	42
4.2.1	Connector A	42
4.2.2	Connector B	43
4.2.3	Connector BB	44
4.2.4	Connector C	45
4.2.5	Connector D	46
4.2.6	Connector E	47
4.2.7	Connector P	48
4.2.8	Connector X	48
4.2.9	Other Connectors	49
4.2.10	JTAG Connector.....	49
4.3	Signal Levels and Loads	50
4.4	micro-line® Connectors for Customized Hardware	50
4.5	Connectors for the Analog Input and Alternative RS-232 Connector	51
5	LITERATURE REFERENCES.....	51
6	LIST OF ABBREVIATIONS USED IN THIS DOCUMENT	51

List of Tables

Table 1: Peripheral interface signals	12
Table 2: Direct connection to some peripheral interface signals	13
Table 3: UART connector pin assignments	17
Table 4: I ² C connectors of the carrier board	19
Table 5: Analog input connector	20
Table 6: I ² C connectors of the carrier board	20
Table 7: Connector pin assignments for the peripheral interface	39
Table 8: I/O pin connector pin assignments for the carrier board and the MCM	40
Table 9: UART interface connector pin assignments for the carrier board and the MCM	40
Table 10: McBSP interface pin assignments for the carrier board and the MCM	40
Table 11: I ² C interface pin assignments for the carrier board and the MCM	41
Table 12: Analog input pin assignments for the carrier board and the MCM	41
Table 13: Reset signal pin assignments for the carrier board and the MCM	41
Table 14: Power pin assignments for the carrier board	41
Table 15: Reset signal pin assignments for the carrier board and the MCM	41
Table 16: IEEE1394 cable power supply for the carrier board	41
Table 17: Pinout for micro-line [®] connector A	42
Table 18: Pinout for micro-line [®] connector B	43
Table 19: Pinout for micro-line [®] connector BB	44
Table 20: Pinout for micro-line [®] connector C	45
Table 21: Pinout for micro-line [®] connector D	46
Table 22: Pinout for micro-line [®] connector E	47
Table 23: Pinout for micro-line [®] connector P	48
Table 24: Pinout for micro-line [®] connector X	48
Table 25: Pinout for the alternative RS-232 connector	49
Table 26: Pinout for the analog input connector	49
Table 27: Pinout for the JTAG connector	49

List of Figures

Figure 1: DSP development Kit block diagram	8
Figure 2: UC1394a carrier board connectors and control elements	9
Figure 3: Power supply board connectors and control elements	10
Figure 4: Block diagram of the peripheral interface	11
Figure 5: Isochronous data, recorded from the IEEE1394 bus with an analyzer	14
Figure 6: Isochronous packet assembly, sampling at 100kHz, 16bit, packet size = 40 bytes	15
Figure 7: IEEE1394 power supply options of the carrier board	16
Figure 8: UART interface block diagram	17
Figure 9: I/O pin block diagram	18
Figure 10: McBSP block diagram	19
Figure 11: JTAG Adapter	21
Figure 12: JTAG Adapter (with FPGA JTAG signals shown)	21
Figure 13: Sample session of the <i>hello</i> example	23
Figure 14: Waveforms generated by the <i>periph_if</i> example	25
Figure 15: Startup of <i>async_1394</i>	26
Figure 16: Opening the kit with VHPD demo	27
Figure 17: Incoming asynchronous transactions (VHPD demo)	28
Figure 18: Incoming asynchronous transactions (terminal window)	29
Figure 19: Setup for outgoing asynchronous transactions #1	30
Figure 20: Setup for outgoing asynchronous transactions #2	30
Figure 21: Setup for outgoing asynchronous transactions #3	31
Figure 22: Outgoing asynchronous transactions (terminal window)	31

Figure 23: Outgoing asynchronous transactions (VHPD output window)	32
Figure 24: Startup of <i>isoch_1394</i>	33
Figure 25: Isochronous setup #1 (VHPD demo)	34
Figure 26: Isochronous setup #2 (VHPD demo)	35
Figure 27: Isochronous setup #3 (VHPD demo)	35
Figure 28: Isochronous transmit (<i>isoch_1394</i>)	36
Figure 29: Receiving transmitted data (VHPD demo)	36
Figure 30: Isochronous setup for transmitting data (VHPD demo).....	37
Figure 31: Isochronous transmit to the receiver (VHPD demo).....	37
Figure 32: Isochronous receive operation (<i>isoch_1394</i>)	38

1 Preface

This document describes the basic usage of the DSP Development Kit. It is intended as a starting point for new users. The DSP development is described in its main features with focus on easy understanding. The DSP development kit supports software development for the UC1394a-1 MCM. Detailed information about programming, FPGA usage and technical data is contained in other documents that will be referenced throughout this document. FPGA development is not supported by the DSP development kit, but available as a separate product.

1.1 Document Organization

This document is organized as follows:

- Chapter 2 gives a brief overview of the whole system and its interfaces
- Chapter 3 tells how to do the very first steps
- Chapter 4 lists technical data of the UC1394a-1, such as pinning
- Chapter 5 lists documents that contain further information
- Chapter 6 explains the abbreviations that are used throughout this document

1.2 Documentation Overview

This chapter lists the documentation from Orsys that is shipped together with the DSP development kit. Further documents from other vendors may also be listed in chapter 5 and are referenced throughout the document in square brackets.

DSP Master BSP User's Guide [1] ([DSP_Master_BSP_UG.pdf](#)):

Describes the DSP Master Board Support Package (BSP). This includes FPGA register description, programming documentation, technical data of the UC1394a-1 MCM.

micro-line® Power Supply Kit [2] ([Power_Supply.pdf](#)):

Describes the micro-line® Power Supply board.

IEEE1394 API User's Guide [3] ([emb_1394_API_UG.pdf](#)):

Describes the API for IEEE1394 programming.

1.3 Notational conventions

Names of registers, bit fields and single bits are written in capital letters.

Example: LLC_VERSION

Names of signals are also given in capital letters, active low signals are marked with a '/' at the beginning of the name.

Example: /RESETIN

Configuration parameters, function names, path names and file names are written in *italic* typeface.

Example: *dev_id*

Source code examples are given in a small, fixed-width typeface.

Example: `int a = 10;`

Menus and commands from menus and submenus are enclosed in double-quotes. Example:

Create a new project using the "Create Project..." command from the "File" menu.

The members of a bit field or a group of signals are numbered starting at zero, which is the least significant bit.

Example: CFG[4:0] identifies a group of five signals, where CFG0 is the least significant bit and CFG4 is the most significant bit.

If necessary, numbers are represented with a suffix that specifies their base.

Example: 12AB₁₆ is a hexadecimal number (base 16 = hexadecimal) and is equal to 4779₁₀.

The bit fields of a register are displayed with the most significant bit to the left. Below each bit field is a description of its read / write accessibility and its default value:

bit number		bit name													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
A	B	C	D	E	F	G		H	I	J	K	L	N	O	
r,w,0	r,w,0	r,w,0	r,w,0	r,w,0	r,w,0	r,w,010 ₂		r,0	r,wc,0	w	r,w,0	rc,0	r,w,0	r,w,0	
accessibility and default value															

legend:

r bit is readable

rc this bit is cleared after a read

r,w bit is readable and writeable, reading yields the previously written value unless otherwise specified.

w bit is writeable, read value is undefined

wc writing a '1' to this bit clears it

w,0 bit is write-only, reading always yields 0.

0 default value

1.4 Trademarks

TI, Code Composer, DSP/BIOS and TMS320C5000 are registered trademarks of Texas Instruments.

Microsoft® and Windows® are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.

Hyperterminal is a trademark of Hilgraeve Inc.

All other brand or product names are trademarks or registered trademarks of their respective companies or organizations.

1.5 Revision history

Revision	Changes
1.0	First public release. Replaces <i>uc1394a1_dsp_dev_kit_hrg</i> .

2 Kit Overview

The DSP development kit consists of three modules:

- An UC1394a-1 MCM soldered on a carrier board for easier handling
- An UC1394a carrier board
- A micro-line® power supply board




Figure 1: DSP development Kit block diagram

2.1 UC1394a-1 MCM

The UC1394a-1 MCM is the heart of the DSP development kit. It provides all of the interfaces shown in Figure 1 and a complete hardware environment for user applications. After software development is finished, the UC1394a-1 can be easily integrated into a customized hardware environment. Its small size and low cost make it an ideal solution for end-product usage. Further, the implementation as a multi chip module (MCM) allows similar handling as of integrated circuits, therefore mass production is supported.

The MCM is equipped with the DSP master board support package (BSP). This BSP provides software driven access to IEEE1394 streaming data and a peripheral interface to connect a wide range of peripherals. The DSP master BSP is described in [1].

2.2 UC1394a Carrier Board

The carrier board turns the MCM into a micro-line[®] module. It provides most of the available interfaces on standard 0.1 inch spaced connectors, so that breadboard prototypes can easily be built. Other connectors are available for use with dedicated cables. The carrier board provides the following features:

- Regulated 3.3 V supply for the MCM.
- A level converter that converts the 3.3 V LVTTTL signal levels of the MCM UART interface to RS-232 levels.
- Two 400 Mbps IEEE1394 ports with standard 6 pin connectors.
- micro-line[®] connector for easy connection of external hardware.
- A DIP-switch for controlling the configuration inputs and FPGA JTAG routing.
- Three LEDs for visual feedback.
- A JTAG connector for DSP software download, software debugging and FPGA design download.¹
- A connector for the MCM's analog inputs
- An alternative RS-232 connector (not used with the DSP development kit)
- An USB connector

The carrier board is intended as a development aid, which is used in the prototyping stage of a project. In the end product, the UC1394a-1 MCM will typically be used standalone.




Figure 2: UC1394a carrier board connectors and control elements

¹ MCM FPGA development is available as a separate product.

2.3 *micro-line*[®] Power Supply Board

The *micro-line*[®] power supply board acts as a desk carrier board. It provides connectors for RS-232 and unregulated power input. Further it provides a button for resetting the MCM and the carrier board. The power supply board generates a regulated 5 V supply for the carrier board from an unregulated 12 V input.




Figure 3: Power supply board connectors and control elements

2.4 Interfaces and Connectors

2.4.1 Software Streaming

Software streaming allows to transfer large amount of data between the DSP and IEEE1394 with minimal overhead. Data transfers are buffered by a FIFO, so that the DSP can operate independent of the IEEE1394 timing. Streaming transfers are unidirectional and must be set up for a particular direction before operation is started. The maximum transfer rate for streaming is 32,768,000 byte/s. Software streaming uses isochronous streaming as defined by the IEEE1394 standard. Isochronous streaming is explained in chapter 2.4.3. Software streaming programming is described in [1]. The distribution media contains an example for software streaming in the *isoch_1394* folder.

2.4.2 micro-line® Peripheral Interface

The micro-line® peripheral interface allows to connect micro-line® peripheral boards, as well as a wide range of user-defined peripherals. The micro-line® peripheral interface is implemented as a parallel bus interface with asynchronous control signals. All signals of the peripheral interface of the MCM are routed to the micro-line® connectors through the carrier board FPGA. Additionally, some signals are directly routed to the C and E connectors. However, user-defined hardware should only use the default micro-line® signals (routed through the FPGA) in order to be compatible with other micro-line® CPU boards. Further, the directly connected data lines on the C-connector are used at system startup for booting the carrier board FPGA.




Figure 4: Block diagram of the peripheral interface

A detailed functional description of the peripheral interface can be found in [1]. The standard micro-line® signals are listed in Table 1, whereas the directly connected signals are listed in Table 2.

Signal	ML Connector pin	Signal group
ADDR0	B1	address lines
ADDR1	B1	
ADDR2	B3	
ADDR3	B4	
ADDR4	B5	
ADDR5	B6	
ADDR6	B7	
ADDR7	B8	
DATA0	A1	data lines
DATA1	A2	
DATA2	A3	
DATA3	A4	
DATA4	A5	
DATA5	A6	
DATA6	A7	
DATA7	A8	
DATA8	A9	
DATA9	A10	
DATA10	A11	
DATA11	A12	
DATA12	A13	
DATA13	A14	
DATA14	A15	
DATA15	A16	
/CS1	D10	chip select lines
/CS2	D11	
/CS3	D12	
/CS4	D13	
/CS5	D14	
/CS6	D15	
/CS7	D16	
/IORD	D22	control signals
/IOWR	D23	
IOR/W	D24	
/IOSTRB	D25	
IORDY	D30	
/INT3	D17	interrupts
/INT4	D18	

Table 1: Peripheral interface signals

Signal	ML Connector pin	Signal group
DATA0	C1	data lines
DATA1	C2	
DATA2	C3	
DATA3	C4	
DATA4	C5	
DATA5	C6	
DATA6	C7	
DATA7	C8	
DATA8	C9	
DATA9	C10	
DATA10	C11	
DATA11	C12	
DATA12	C13	
DATA13	C14	
DATA14	C15	
DATA15	C16	
/IORD	E5	control signals
/IOWR	E6	
IOR/W	E1	
/IOSTRB	E3	
IORDY	E2	

Table 2: Direct connection to some peripheral interface signals

2.4.3 IEEE1394 Interface

The UC1394a-1 MCM has two 400 Mbps IEEE1394 ports. These ports are routed to two standard 6-pin IEEE1394 connectors on the carrier board. Using these two ports, the DSP development kit can be inserted anywhere in an existing IEEE1394 network. Since the IEEE1394 physical layer acts as a repeater, no processing power is required for transferring data from one port to the other. For transferring data between the DSP development kit and the IEEE1394 network, three transfer methods are available which are described in the following chapter.

2.4.4 IEEE1394 Data Transfer Methods

IEEE1394 provides three different methods for transferring data:

- isochronous streaming
- asynchronous streaming
- asynchronous transactions

Asynchronous transactions are handled by the IEEE1394 API, whereas isochronous and asynchronous streaming is only set up by the API and then performed by FPGA register accesses.

2.4.4.1 Isochronous Streaming

In isochronous streaming, data is transferred in regular intervals, called cycles. In each cycle, one data packet can be transferred. The size of these data packets determines the maximum data bandwidth which can be calculated as $max\_bandwidth = packet\_size * 8000 \text{ packets\_per\_second}$. The cycle clock is 8kHz, therefore, packets get sent every 125 μ s. Before transmission is started, the transmitter reserves the necessary amount of bus bandwidth at a central location on the bus, the isochronous resource manager. This and the fact that isochronous packets have precedence over asynchronous packets guarantees, that the bus provides enough capacity for the transfer. Isochronous streaming is an excellent solution for transferring image data from a camera. Isochronous transfers are multicast transfers which are identified by a channel, so there is always

one talker but there may be one or more listeners. The transfer is typically done without any software overhead and is therefore quite fast. Error detection is done at the receiver side.

Isochronous streaming is well suited for

- large amounts of data
- data distribution to several devices
- data that occurs in regular intervals

Figure 5 shows a part of an isochronous stream, recorded with an analyzer. The large blocks are isochronous packets with maximum size (4096 bytes). The isochronous packets are preceded by a cycle start packet, which indicates the start of a new cycle. On the UC1394a-1 MCM, packets are only transmitted, when enough data is present in the FIFO. Otherwise, the corresponding cycle will be empty, thus, no packet is transmitted. Figure 6 shows an example for this.




Figure 5: Isochronous data, recorded from the IEEE1394 bus with an analyzer




Figure 6: Isochronous packet assembly, sampling at 100kHz, 16bit, packet size = 40 bytes

2.4.4.2 Asynchronous Streaming

Asynchronous streaming is similar to isochronous streaming. Asynchronous streaming uses the same data packets as an isochronous transfer. Packets may be sent anytime, provided that the bus is free. Bus bandwidth is not guaranteed here, so the transmission of a packet may be blocked by other transfers on the bus. At the receiver side it makes no difference whether isochronous or asynchronous streaming is used. Asynchronous streaming should be used, when latency requirements don't allow isochronous streaming and bus bandwidth can be guaranteed by system design.

2.4.4.3 Asynchronous Transactions

Asynchronous transactions are handled by the IEEE1394 API. Each data packet that is sent, receives a response from the addressed device. Asynchronous transfers can occur at any time (provided that the bus is free). They are point to point transfers, so the originator of the transfer must know who to talk to. An asynchronous transfer consists of a request that is sent to the destination device, and a response that the destination device sends back. This enables error checking at the sender. Asynchronous transfers are well suited for

- data that occurs randomly (e.g. control and status information)
- transfers where the originator of the transfer must be informed about the status of each single transfer

2.4.4.4 Plug & Play features of IEEE1394

When devices are connected to or disconnected from the IEEE1394 network, node ID's are automatically assigned for the connected devices. This is done by the chipset without any software intervention. Independent of the node ID, most devices provide some more information about themselves. There is an area within the IEEE1394 address space that is called configuration ROM. The configuration ROM holds information about

- the manufacturer of the device
- device serial number
- software interface of the device

The serial number together with the manufacturer form a world wide unique 64 bit ID. Using this 64 bit ID, the device can be identified independently of the network topology or the currently assigned node ID.

The next higher level of identification is the protocol level. By default, the UC1394a-1 when equipped with the DSP Master BSP identifies itself as a device running a generic protocol specified by Orsys. This protocol can be used on a host PC to load appropriate device drivers. Customized protocol identification is available at Orsys on request.

2.4.4.5 Power Distribution Over IEEE1394

The IEEE1394 standard defines a 6-wire cable, that allows to supply devices over the cable. This is often used for digital cameras. To operate the UC1394a-1 powered from the IEEE1394 cable, an external voltage regulator is required. The IEEE1394 standard allows up to 10W power consumption for a device. Figure 7 shows the power supply options that are available for the carrier board in standard configuration.




Figure 7: IEEE1394 power supply options of the carrier board

2.4.4.6 Isolation

The IEEE1394 interface of the UC1394a-1 is directly connected to the remaining circuit. There is no galvanic isolation between the IEEE1394 cable and the local power supply. In a custom hardware design, the VG pin of the 1394 connector must be connected to the GND pins of the UC1394a-1.

2.4.5 UART Interface

The UC1394a-1 MCM has an UART interface that can be used for standard asynchronous communication. Different baud rates are supported as well as RTS/CTS handshake. The carrier board uses a level converter to convert these signals to RS-232 level. How to program the UART interface is described in [1]. The distribution media contains an application example for the UART in the *hello* folder. The UART interface uses 2 data lines and 2 handshake lines. A detailed description of the UART signals can be found in [1].




Figure 8: UART interface block diagram

The RS-232 signals are available at two connectors:

- on a 9-pin sub-D connector on the power supply board, routed via the standard micro-line[®] connectors
- on an alternative connector, located on the carrier board. This connector can be used for direct cable connections to the carrier board. A suitable receptacle is listed in chapter 4.5.

Signal	Connector			Cable connection to a remote PC	
	carrier board 10-pin	micro-line [®]	Sub-D 9-pin	Sub-D 9-pin	Sub-D 25-pin
TxD	5	D26	3	2	3
RxD	3	D28	2	3	2
RTS	4	D27	7	8	5
CTS	8	D29	8	7	4
GND	9, 10	D1 .. D4	5	5	7

Table 3: UART connector pin assignments

2.4.6 I/O Pins

Please note: With exception of the XF pin, all I/O pins of the MCM are implemented in the FPGA, whereas the (on-chip) GPIO pins of the DSP are not available on the UC1394a-1.

The available I/O pins are divided into three groups:

- FPGA I/O: a part of these pins is used as outputs by the carrier board, the other part is used as inputs.
- configuration inputs
- external flag (XF) output of the DSP

If further I/O pins are required, unused McBSP interfaces can also be configured as I/O pins.




Figure 9: I/O pin block diagram

Notes for the carrier board environment:

1. The FPGA I/O pins are routed through the carrier board FPGA. Their direction is therefore fixed and can't be changed. Application software must set up the FPGA I/O pins for the proper direction before using them.
2. The CFG inputs are connected to the carrier board's DIP switch and are not externally available. Application software can use the CFG inputs for basic configuration of operation.
3. I/O 4 is also directly connected the micro-line[®] pin E27. Please use always I/O4 with micro-line pin BB5 to avoid signal contention.
4. The green and a red carrier board LED are controlled by I/O0 and I/O1 respectively.

Behavior of the I/O pins in stand-alone environment (without the carrier board) and I/O pin programming is described in [1].

2.4.7 McBSP Interfaces

The DSP of the UC1394a-1 provides 3 McBSP ports. These interfaces are high speed serial interfaces. They support multiple channels and a lot of different operation modes, such as SPI, MMC/SD or AC97. Using this interface, a wide range of peripherals, such as codecs, ADCs, DACs or other DSP's can be directly connected to the UC1394a-1. Details of the McBSP interfaces are described in [1]. On the carrier board, port 0 and port a are directly routed to the respective micro-line[®] connectors. McBSP2 is not externally available, but has a loop-back connection within the carrier board FPGA as shown in Figure 10. This loop-back connection can be useful for testing McBSP configurations.

Please note: The McBSP pins can also be configured and used as general purpose I/O pins.




Figure 10: McBSP block diagram

2.4.8 USB Interface

The USB interface is directly connected to the respective connector of the carrier board. It can be used as described in [1].

2.4.9 I²C Interface

The I²C signals are directly routed to the micro-line[®] connector. They can be used as described in [1].

Signal	ML Connector pin
SCL	X5
SDA	X4

Table 4: I²C connectors of the carrier board

2.4.10 Analog Inputs

The analog inputs are directly connected to a 10-pin connector on the carrier board. They can be used as described in [1]. A suitable receptacle for this connector is listed in chapter 4.5.

Signal	Connector pin
AIN0	1
AIN1	3
AIN2	5
AIN3	7
GND	2, 4, 6, 8, 9, 10

Table 5: Analog input connector

2.4.11 RTC

Usage of the DSP RTC is not supported by the default carrier board configuration. If RTC usage is required, please contact Orsys for further information.

2.4.12 LEDs

The carrier board provides three LEDs. Two of them are controlled by I/O pins as described in chapter 2.4.6. A third, red LED lights at system startup while the carrier board FPGA isn't configured. It must go off after about one second. If this LED stays on, one of the following reason may prevent configuration of the carrier board FPGA:

- the PROM with the FPGA code is not correctly programmed
- A bus conflict on micro-line® connectors C1..C8 corrupts the FPGA code during startup

Location of the carrier board LEDs is shown in Figure 2.

The MCM also has a red LED, which is controlled over the MCM's FPGA. How to access this LED is described in [1].

2.4.13 System Reset

The reset signals of the MCM are directly connected to the respective micro-line® connector. On the power supply board, the reset input is connected to a pushbutton. The reset signals are described in [1].

Signal	ML Connector pin
/RESETIN	D7
/RESETOUT	D8

Table 6: I²C connectors of the carrier board

Please note that /RESETIN is driven for a short period of about 1μs in case of a software reset or watchdog reset.

Note for users of other micro-line® boards:

In contrast to micro-line® CPU modules, the non-inverted RESETOUT signal on pin D9 is not available on the carrier board. If a high-active reset is required, an inverter must be implemented in the surrounding hardware.

2.4.14 DSP JTAG interface

The JTAG interface of the DSP is used for downloading and debugging DSP software. All JTAG signals are available at the JTAG connector of the carrier board, together with the FPGA JTAG signals. Table 27 lists the pinning of the JTAG connector.

The DSP JTAG interface is used with a JTAG emulator, such as the TI XDS series, which can be connected to the carrier board by an adapter. The JTAG adapter is included in the DSP development kit.

Usually, the JTAG connector is used in conjunction with the JTAG adapter. This JTAG adapter provides connectors which are compatible with standard development tools:

- the Texas Instruments emulator cables, such as the XDS510 or compatible
- the Xilinx parallel download cable




Figure 11: JTAG Adapter

2.4.15 FPGA JTAG interface

The FPGA JTAG interface is used for

- updating the carrier board FPGA code by programming a PROM on the carrier board,
- temporarily downloading FPGA code to the carrier board FPGA and
- temporarily downloading FPGA code to the MCM

All JTAG signals are available at the JTAG connector of the carrier board, together with the DSP JTAG signals. Table 27 lists the pinning of the JTAG connector.

The FPGA JTAG interface is used with programming hardware, such as the Xilinx parallel download cable. A JTAG adapter, which is included in the DSP development kit, provides a suitable connector.




Figure 12: JTAG Adapter (with FPGA JTAG signals shown)

FPGA development for the MCM or the carrier board is available as a separate product.

2.4.16 Power Supply Input

The UC1394a-1 MCM requires a single, regulated 3.3 V power supply. The carrier board generates this voltage from the power input of the micro-line[®] connectors, which is 5 V nominal. The micro-line[®] power supply board supplies 5V to the micro-line[®] connector from a switching regulator. It allows unregulated power input of 9 V .. 12 V. The power supply board can be supplied from a usual AC adapter, which must be capable of delivering 9 V .. 18 V and 4W.

Optionally, connected IEEE1394 devices can be supplied over the cable. In turn, power from the cable is also available at micro-line[®] connector P. Please refer to chapter 2.4.4.5 for details.

3 Application Examples

The distribution media contains several application examples. They can be downloaded to the kit by using a JTAG emulator or they can be programmed to the MCM's flash memory as described in [1]. To download an application example to the MCM, please proceed as follows:

Required items:

- a development PC, with the software listed below installed.
- Texas Instruments Code Composer Studio V2.2x. A run time limited version is downloadable from www.ti.com.
- a JTAG emulator

a terminal program, such as Hyperterminal, which is usually part of Windows distributions

- Optional: IEEE1394 evaluation software, such as the VHPD demo application. A demo version of the VHPD software is downloadable from www.thesycon.de.
- a DSP development kit, including a JTAG adapter, all cables and a suitable power supply

All application examples are provided as a CCS project. The project has two available configurations: Debug and Release. Debug is the default configuration and should be used during development. The Release configuration differs from Debug in two points:

- no debugging symbols are created, the code is not suitable for source code debugging, but better optimized
- The Release version of the module support library is used

The Release configuration should be used for the final application after development is finished. Further, all example projects contain a final build step that creates a *.hex* file. This file can be programmed to flash memory as described in [1].

3.1 Download procedure

- connect the kit to the development PC using the JTAG emulator / JTAG adapter and the RS-232 cable
- for *async_1394* and *isoch_1394*: connect an IEEE1394 device, e.g. the development PC to the kit, using the IEEE1394 cable.
- power on the system
- start Code Composer Studio
- select the "Load GEL..." command from the "File" menu
- locate *uc1394a-1_master.gel* from the *GEL* folder on the distribution media and open it
- select the "Initialization" -> "CPU_reset_and_init_144Mhz" command from the "GEL" menu
- select the "Load Program..." command from the "File" menu
- locate one of the application examples from the examples folder on the distribution media and open it (e.g. *toggle_led.out*)
- select the "Run" command from the "Debug" menu

Please note: the application examples do not use the usual *printf* function. Instead, where necessary, output is sent over the UART interface (using 115200 baud and RTS/CTS handshake). This allows to store the examples in flash memory and then to execute them without the JTAG emulator.

3.2 LED Control (toggle_led)

This is the most basic application example. It initializes the MCM, loads the FPGA and then enters a main loop. The main loop waits for a constant delay and then toggles the MCM's LED. The carrier board LEDs are not used in this example. After loading and starting this example, the MCM's LED is blinking. This application example can also be used as a rudimentary test to check if the kit or the MCM is working properly.

3.3 UART (hello)

The UART example shows how to set up and use the UART. First, the MCM is set up and the FPGA is loaded. Then, the UART is initialized for 115200 baud and hardware (RTS/CTS) handshake. Then, an output message is assembled using the *stdio* function *sprintf*. The output message contains some information about the MCM. The output message is sent to RS-232 by accessing the UART registers. Finally, the main loop is entered. In the main loop, the UART interface is checked for incoming characters. Whenever a character comes in, it is simply echoed.




Figure 13: Sample session of the *hello* example

3.4 Buffered Character I/O (dbg_out)

This example uses the UART interface at a slightly higher level of abstraction: buffered character I/O, as provided by the module support library, see [1] for details. This is an alternative to using the *stdio* functions, such as *sprintf*, *sscanf*, etc. *dbg_out* prints out the same startup message as *hello*, but the main loop is programmed as a command interpreter. This shows how to implement an application that is interactively controlled over RS-232. Pressing the '?' key within the terminal program causes a help page to be displayed. Other command keys can easily be added by inserting appropriate case statement in the command switch. Below is an example that shows how insert a command that toggles the MCM LED by the 't' key:

```

//below is a command switch that could be used in applications
//that require user interaction over RS_232
switch(c)
{
case '?':
case 'h':
    DebugOutConstString("Debug interface example\r\n");
    DebugOutConstString("'h' and '?' show this help page\r\n"
        "no other commands/keys defined\r\n");
    break;
case 't':
    //toggle the red MCM LED
    UC1394A_SYS_CTL ^= UC1394A_SYS_LED;
    break;
default:
    DebugOutConstString("invalid command. "
        "'?' shows a help page.\r\n");
    break;
}
}

```

3.5 I/O Pins (io_pin)

The *io_pin* example works together with the carrier board LEDs. It doesn't generate any output, except for the visual feedback through the carrier board LEDs. After the usual startup, I/O0 and I/O1 are configured as outputs and I/O3 is configured as an input, according to the direction predefined by the carrier board (see also Figure 9). In the main loop, the red LED of the carrier board is continuously toggled so that it is blinking. The green LED is controlled by the state of I/O 3. For testing, I/O3 (micro-line® connector pin BB4) can be connected to one of the following connector pins by a 1kΩ series resistor:

- | | |
|--|---|
| a) (none): | The green LED is lighting, caused by IO3's built-in pull-up resistor. |
| b) GND (pin D1): | The green LED is switched off |
| b) I/O1 (controls the red LED; pin BB2): | The green LED is also blinking |

3.6 Peripheral Interface (periph_if)

This application example has neither any text output, nor does it control the LEDs. It is mainly intended as a source code example. Further, the peripheral interface signals can be viewed with an oscilloscope or a logic analyzer. After the usual initialization, the main loop performs the following sequence:

- pulse XFOUT as a trigger signal
- write an all-zeros pattern to the first address of /CS1
- write an all-ones pattern to the last address of /CS1
- repeat the last 2 steps for /CS2 through /CS7
- do a dummy read from the first address of /CS1
- repeat the last step for /CS2 through /CS7
- repeat the complete sequence

Figure 14 shows some waveforms that were generated by this example. The left cursor shows the start of the sequence. The right cursor shows a common programming issue for the DSP EMIF, which is also described in [1], chapter "Pipeline": The last write operation (/CS7, highest address, pattern 0xFFFF) is immediately followed by a read operation (/CS1). Since the write operation needs some pipeline steps to prepare the peripheral access, the read operation appears before the write operation. Such situations must be avoided as described in [1].




Figure 14: Waveforms generated by the *periph_if* example

3.7 IEEE1394 asynchronous transactions(async_1394)

The *async_1394* example is a more complex example. It uses buffered character I/O to create an application with user interaction over RS-232. The purpose of this example is to show how to perform asynchronous transactions with the IEEE1394 embedded API. Before entering the main loop, the following steps are performed:


- MCM setup
- FPGA is loaded
- buffered character I/O is initialized
- the IEEE1394 API is initialized and started
- An address range for incoming asynchronous transactions is allocated
- The connected IEEE1394 devices are listed
- a default remote device is selected

The main loop processes API callbacks and incoming characters. Incoming characters are interpreted as commands. Incoming asynchronous transactions are displayed by API callbacks. Outgoing asynchronous transactions are sent when pressing a key that is not bound to a function. The available commands are listed when the '?' or the 'h' key is pressed.

Most of the code of *async_1394* is related to the IEEE1394 API, which is described in [3]. Below are transaction examples that were done with the kit connected to a PC running the VHPD demo application.

3.7.1 Initial steps

- start the terminal program
- load the *async_1394* example to the kit as described in chapter 3.1
- in the terminal window the startup messages of *async_1394* are printed as shown in Figure 15
- start the VHPD demo application
- The VHPD startup screen appears as shown in Figure 16
- select the kit (which must have a UID starting with 00B02A)
- click on the "Open" button.



```

COM1_115200_8_N_1_HW - HyperTerminal
Datei Bearbeiten Ansicht Anruf Übertragung ?

asynchronous transaction example
HAL version:      18041221
API version:      18041221
Node vendor ID, chipID high and serial number: 00B02A 01 00001A61 (0000006753)

press '?' to get help page
BR
.....

Bus reset #00000001
nodes on the network (own node has index 0):
idx cur. vendor ser.number status
node H L
o 000 00B02A 01 00001A61 local node
press ? for help page, <space> to start a transaction

Verbunden 00:00:49 ANSI 115200 8-N-1 RF GR

```

Figure 15: Startup of *async_1394*




Figure 16: Opening the kit with VHPD demo

3.7.2 Incoming transactions

- in the "Asynchronous Read Operation" section of VHPD demo: change address offset high from 0xFFFF to 0x0 as shown in Figure 17
- click on "single read"
- now the status and the read data are displayed (also shown in Figure 17)
- in the terminal window, `async_1394` displays the incoming event (through the notify callback) as shown in Figure 18.




Figure 17: Incoming asynchronous transactions (VHPD demo)




Figure 18: Incoming asynchronous transactions (terminal window)

3.7.3 Outgoing transactions

In the terminal window (see Figure 22):

- press the 's' key to select the PC as target for outgoing transactions
- select the PC (usually index 0)
- set the packet size to 1 quadlets

On the PC (VHPD demo):

- select the "Async. Slave" tab.
- Click on "Setup >>" in the "Generic Request Handler section" (see Figure 19)
- Set start address high to 0
- Set start address high to 4
- Set "Length" to 4
- In the "Notification after" section, enable "Read" and "Write"
- select the "Control" tab
- click on "Allocate Range"
- click on "Enable"
- Change back to the main window. Do not close the "Generic Request handler" Window
- Click on "Setup >>" in the "Write Request Handler section"
- Set start address high to 0
- Set start address high to 4
- Set "Length" to 4
- select the "Control" tab
- click on "Allocate Range"
- click on "Enable"
- In the terminal window press the 't' key (or any other key that is not bound to a command)
- In the terminal, the callbacks involved in the transaction display some short messages, as shown in Figure 22
- In the Output window of VHPD demo the transactions are reported as shown in Figure 23




Figure 19: Setup for outgoing asynchronous transactions #1




Figure 20: Setup for outgoing asynchronous transactions #2




Figure 21: Setup for outgoing asynchronous transactions #3




Figure 22: Outgoing asynchronous transactions (terminal window)




Figure 23: Outgoing asynchronous transactions (VHPD output window)


3.8 Software Streaming (isoch_1394)

The *isoch_1394* example has a similar structure as the *async_1394* example. After startup a main loop is entered, which accepts user commands. Programming details are documented in the source code as well as in [1]. The basic operation when used in conjunction with the VHPD demo application is shown below. For further details of this test application, please refer to the built in help page, which is displayed with the '?' or 'h' key.

The part of code of *isoch_1394* that is related to the IEEE1394 API is described in [3]. Below are transaction examples that were done with the kit connected to a PC running the VHPD demo application.

3.8.1 Initial steps

- start the terminal program
- load the *isoch_1394* example to the kit as described in chapter 3.1
- in the terminal window the startup messages of *isoch_1394* are printed as shown in Figure 24
- start the VHPD demo application
- The VHPD startup screen appears as shown in Figure 16
- select the kit (which must have a UID starting with 00B02A)
- click on the "Open" button.



```

COM1_115200_8_N_1_HW - HyperTerminal
Datei Bearbeiten Ansicht Anruf Übertragung ?

isochronous streaming example
UC1394a-1 (200MHz), S/N: 0000006753, FPGA V07.02
HAL version:      18041221
API version:      18041221
Default packet size is 0001h quadlets,
Default frame size is 0001h quadlets,

Default speed is      S100

press '?' to get help page
Mode vendor ID, chipID high and serial number: 00B02A 01 00001A61 (000000675:

press '?' to get help page
BR
.....
.....
.....
.....

Verbunden 04:37:20  ANSI  115200 8-N-1  RF

```

Figure 24: Startup of *isoch_1394*

3.8.2 Transmitting streaming data

Prepare the VHPD application for isochronous receive:

- Select the "Isochronous" tab as shown in Figure 25
- Click on "Setup >>" in the "...LISTEN" section
- Set "quadlets to strip" to 0 as shown in Figure 26
- Set "Bytes per frame" to 4
- Select the "Run" tab
- Click on "Start" (see Figure 27)

Transmit a packet with *isoch1394*:

- in the terminal window, press 'T' to start continuous transmission as shown in Figure 28
- the number of packets starts counting and VHPD demo displays receiver statistics as shown in Figure 29
- press any key to stop transmission




Figure 25: Isochronous setup #1 (VHPD demo)




Figure 26: Isochronous setup #2 (VHPD demo)




Figure 27: Isochronous setup #3 (VHPD demo)




Figure 28: Isochronous transmit (*isoch_1394*)




Figure 29: Receiving transmitted data (VHPD demo)

3.8.3 Receiving streaming data

Setting up *isoch_1394* for receive operation (terminal window):

- press 'C' to start receive operation without data comparison

Setting up and transmitting isochronous data (VHPD demo)

- select the "Isochronous" tab as shown in Figure 25
- click on "Setup >>" in the "...TALK" section
- Set "Bytes per frame to" 4 as shown in Figure 30
- Select the "Run" tab
- Click on Start (see Figure 31)
- Now, VHPD demo transmits data and the number of received packets displayed in the terminal window is increasing (see Figure 31).




Figure 30: Isochronous setup for transmitting data (VHPD demo)




Figure 31: Isochronous transmit to the receiver (VHPD demo)




Figure 32: Isochronous receive operation (*isoch_1394*)

4 Technical Data

4.1 Connector Pinout Summary by Interface

The tables in this chapter list the connector pin assignments for each interface separately. The pin assignments show both pinouts, for the carrier board and the UC1394a-1 MCM. This allows easy migration from the DSP development kit to a standalone system.

Signal	ML Connector pin		MCM connector pin
ADDR0	B1		D6
ADDR1	B1		D7
ADDR2	B3		D8
ADDR3	B4		D9
ADDR4	B5		D10
ADDR5	B6		D11
ADDR6	B7		D12
ADDR7	B8		D13
DATA0	A1	(C1 ²)	B3
DATA1	A2	(C2)	B4
DATA2	A3	(C3)	B5
DATA3	A4	(C4)	B6
DATA4	A5	(C5)	B7
DATA5	A6	(C6)	B8
DATA6	A7	(C7)	B9
DATA7	A8	(C8)	B10
DATA8	A9	(C9)	B12
DATA9	A10	(C10)	B13
DATA10	A11	(C11)	B14
DATA11	A12	(C12)	B15
DATA12	A13	(C13)	B16
DATA13	A14	(C14)	B17
DATA14	A15	(C15)	B18
DATA15	A16	(C16)	B19
/CS1	D10		D14
/CS2	D11		D15
/CS3	D12		D16
/CS4	D13		D17
/CS5	D14		D23
/CS6	D15		D24
/CS7	D16		D25
/IORD	D22	(E5)	B22
/IOWR	D23	(E6)	B21
IOR/W	D24	(E1)	B24
/IOSTRB	D25	(E3)	B23
IORDY	D30	(E2)	B25
/INT3	D17		D26
/INT4	D18		D27

Table 7: Connector pin assignments for the peripheral interface

² Directly connected to the MCM. Do not use.

Signal	micro-line [®] connector pin	UC1394a-1 pin
I/O0	BB1	D19
I/O1	BB2	D20
I/O2	BB3	D21
I/O3	BB4	D22
I/O4	BB5 (E27)	C27
XFOUT	E26	C26
CFG0	n/a	A12
CFG1	n/a	A13
CFG2	n/a	A14
CFG3	n/a	A15
CFG4	n/a	A16

Table 8: I/O pin connector pin assignments for the carrier board and the MCM

Signal	micro-line [®] connector pin	Alternative connector	UC1394a-1 pin
TxD	D26	5	(A17 ³)
RxD	D28	3	(A18)
RTS	D27	4	(A19)
CTS	D29	6	(A20)

Table 9: UART interface connector pin assignments for the carrier board and the MCM

Signal	micro-line [®] connector pin	UC1394a-1 pin
DR0	E20	A3
DX0	E21	A4
CLKR0	E22	A5
CLKX0	E23	A6
FSR0	E24	A7
FSX0	E25	A8
DR1	E10	C1
DX1	E11	C2
CLKR1	E12	C3
CLKX1	E13	C4
FSR1	E14	C5
FSX1	E15	C6
DR2	n/a	C8
DX2	n/a	C9
CLKR2	n/a	C10
CLKX2	n/a	C11
FSR2	n/a	C12
FSX2	n/a	C13

Table 10: McBSP interface pin assignments for the carrier board and the MCM

³ 3.3V signal level! Level converter required!

Signal	micro-line [®] connector pin	UC1394a-1 pin
SCL	X5	D32
SDA	X4	D31

Table 11: I²C interface pin assignments for the carrier board and the MCM

Signal	Analog input connector pin	UC1394a-1 pin
AIN0	1	C29
AIN1	3	C30
AIN2	5	C31
AIN3	7	C32

Table 12: Analog input pin assignments for the carrier board and the MCM

Signal	micro-line [®] connector pin	UC1394a-1 pin
/RESETIN	D7	A10
/RESETOUT	D8	A9

Table 13: Reset signal pin assignments for the carrier board and the MCM

Signal	micro-line [®] connector pin	UC1394a-1 pin
D+5V	D5, D6	n/a, see [1]
GND	D1..D4	see [1]

Table 14: Power pin assignments for the carrier board

Signal	micro-line [®] connector pin	UC1394a-1 pin
/RESETIN	D7	A10
/RESETOUT	D8	A9

Table 15: Reset signal pin assignments for the carrier board and the MCM

Signal	micro-line [®] connector pin	UC1394a-1 pin
+8 V.. + 30 V	P6	n/a
GND	P7	n/a
CABLE_POWER	P10	n/a
CABLE_GND	P9	n/a

Table 16: IEEE1394 cable power supply for the carrier board

4.2 Connector Pinout Summary by Connector

The tables in this chapter list the connector pinout for

- each micro-line[®] connector row
- the analog input connector
- the alternative RS-232 connector

separately.

4.2.1 Connector A

Connector A is used with the peripheral interface. It carries the micro-line[®] data bus.

micro-line [®] connector pin	Signal	Interface
A1	ML_D0	peripheral interface
A2	ML_D1	
A3	ML_D2	
A4	ML_D3	
A5	ML_D4	
A6	ML_D5	
A7	ML_D6	
A8	ML_D7	
A9	ML_D8	
A10	ML_D9	
A11	ML_D10	
A12	ML_D11	
A13	ML_D12	
A14	ML_D13	
A15	ML_D14	
A16	ML_D15	
A17	reserved	n/a
A18		
A19		
A20		
A21		
A22		
A23		
A24		
A25		
A26		
A27		
A28		
A29		
A30		
A31		
A32		

Table 17: Pinout for micro-line[®] connector A

4.2.2 Connector B

Connector B carries the address lines of the peripheral interface and the signal ground.

micro-line® connector pin	Signal	Interface
B1	ADDR0	peripheral interface
B2	ADDR1	
B3	ADDR2	
B4	ADDR3	
B5	ADDR4	
B6	ADDR5	
B7	ADDR6	
B8	ADDR7	
B9	reserved	n/a
B10		
B11		
B12		
B13		
B14		
B15		
B16		
B17		
B18		
B19		
B20		
B21		
B22		
B23		
B24		
B25	SIGNAL_GND	power supply
B26	SIGNAL_GND	
B27	SIGNAL_GND	
B28	SIGNAL_GND	
B29	SIGNAL_GND	
B30	SIGNAL_GND	
B31	SIGNAL_GND	
B32	SIGNAL_GND	

Table 18: Pinout for micro-line® connector B

4.2.3 Connector BB

Connector BB is used for the FPGA I/O pins.

micro-line® connector pin	Signal	Interface
BB1	I/O0	I/O pins
BB2	I/O2	
BB3	I/O3	
BB4	I/O4	
BB5	I/O4	
BB6	reserved	n/a
BB7		
BB8		
BB9		
BB10		
BB11		
BB12		
BB13		
BB14		
BB15		
BB16		
BB17		
BB18		
BB19		
BB20		
BB21		
BB22		
BB23		
BB24		
BB25		
BB26		
BB27		
BB28		
BB29		
BB30		
BB31		
BB32		

Table 19: Pinout for micro-line® connector BB

4.2.4 Connector C

Connector C carries the directly connected data lines of the peripheral interface. It is strongly recommended to leave this connector unconnected and to prefer the data lines on the A-connector.

micro-line [®] connector pin	Signal	Interface
C1	(DATA0)	(peripheral interface ⁴)
C2	(DATA1)	
C3	(DATA2)	
C4	(DATA3)	
C5	(DATA4)	
C6	(DATA5)	
C7	(DATA6)	
C8	(DATA7)	
C9	(DATA8)	
C10	(DATA9)	
C11	(DATA10)	
C12	(DATA11)	
C13	(DATA12)	
C14	(DATA13)	
C15	(DATA14)	
C16	(DATA15)	
C17	reserved	n/a
C18		
C19		
C20		
C21		
C22		
C23		
C24		
C25		
C26		
C27		
C28		
C29		
C30		
C31		
C32		

Table 20: Pinout for micro-line[®] connector C

⁴ These signals should not be used on this connector. Instead, the signals on the A connector should be used.

4.2.5 Connector D

Connector D is used for

- RS-232 (UART interface converted to RS-232 levels)
- power supply
- reset signals
- control and interrupt lines of the peripheral interface

micro-line® connector pin	Signal	Interface
D1	GND	power supply
D2	GND	
D3	GND	
D4	GND	
D5	+5V	
D6	+5V	
D7	/RESETIN	system reset
D8	/RESETOUT	
D9	reserved	n/a
D10	/CS1	peripheral interface
D11	/CS2	
D12	/CS3	
D13	/CS4	
D14	/CS5	
D15	/CS6	
D16	/CS7	
D17	/INT3	
D18	/INT4	
D19	reserved	n/a
D20		
D21		
D22	/IORD	peripheral interface
D23	/IOWR	
D24	IOR/W	
D25	/IOSTRB	
D26	TxD	RS-232
D27	RTS	
D28	RxD	
D29	CTS	
D30	IORDY	peripheral interface
D31	reserved	n/a
D32		

Table 21: Pinout for micro-line® connector D

4.2.6 Connector E

Connector E is used for the McBSP signals of port 0 and 1 and for some directly connected control signals of the peripheral interface. It is strongly recommended to use leave these control signals unconnected and to use the corresponding signals on the D-connector instead.

micro-line® connector pin	Signal	Interface
E1	(IOR/W)	(peripheral interface ⁵)
E2	(IORDY)	
E3	(/IOSTRB)	
E4	reserved	n/a
E5	(/IORD)	(peripheral interface)
E6	(/IORW)	
E7	reserved	n/a
E8		
E9		
E10	DR1	McBSP1
E11	DX1	
E12	CLKR1	
E13	CLKX1	
E14	FSR1	
E15	FSX1	
E16	reserved	n/a
E17		
E18		
E19		
E20	DR0	McBSP0
E21	DX0	
E22	CLKR0	
E23	CLKX0	
E24	FSR0	
E25	FSX0	
E26	XFOUT	I/O pins ⁶
E27	(/O4)	
E28	reserved	n/a
E29		
E30		
E31		
E32		

Table 22: Pinout for micro-line® connector E

⁵ These signals should not be used on this connector. Instead, the signals on the A connector should be used.

⁶ I/O 4 should not be used on this connector. Instead, the signals on the A connector should be used.

4.2.7 Connector P

Connector P can be used for supplying power to the IEEE1394 cable.

micro-line® connector pin	Signal	Interface
P1	reserved	n/a
P2		
P3		
P4		
P5		
P6	+8 V.. + 30 V	IEEE1394 interface
P7	GND	
P8	reserved	n/a
P9	CABLE_GND	IEEE1394 interface
P10	CABLE_POWER	

Table 23: Pinout for micro-line® connector P

4.2.8 Connector X

Connector X carries the I²C signals.

micro-line® connector pin	Signal	Interface
X1	reserved	n/a
X2		
X3		
X4	SDA	I ² C interface
X5	SCL	
X6	reserved	n/a
X7		
X8		
X9		
X10		

Table 24: Pinout for micro-line® connector X

4.2.9 Other Connectors

Connector pin	Signal	Interface
1	reserved	n/a
2		
3	RxD	UART interface
4	RTS	
5	TxD	
6	CTS	
7	reserved	n/a
8		
9	GND	(UART interface)
10	GND	

Table 25: Pinout for the alternative RS-232 connector

Connector pin	Signal	Interface
1	AIN0	analog inputs
2	GND	
3	AIN1	
4	GND	
5	AIN2	
6	GND	
7	AIN3	
8	GND	
9	GND	
10	GND	

Table 26: Pinout for the analog input connector

4.2.10 JTAG Connector

Pin	Signal	Pin	Signal	Usage
A1	FPGA_TMS	B1	GND	FPGA / PROM
A2	FPGA_TDI	B2	GND	
A3	FPGA_TDO	B3	GND	
A4	FPGA_TCK	B4	GND	
A5	+3.3 V	B5	GND	
A6	not connected	B6	not connected	unused
A7	CPU_EMU0	B7	CPU_EMU1	DSP
A8	CPU_TCK_RET	B8	GND	
A9	CPU_TCK	B9	GND	
A10	CPU_TDO	B10	GND	
A11	+3.3 V	B11	not connected	
A12	CPU_TDI	B12	GND	
A13	CPU_TMS	B13	/CPU_TRST	

Table 27: Pinout for the JTAG connector

4.3 Signal Levels and Loads

All digital I/O lines on the micro-line[®] connector (except the RS-232 signals) use 3.3 V LVTTTL compatible signal levels.

CAUTION:

Applying more than 3.6 V to any logic input will damage the device!

4.4 micro-line[®] Connectors for Customized Hardware

For building customized carrier boards and daughtercards, standard 0.1 inch breadboards can be used. Suitable connectors that fit to the carrier board's micro-line[®] connector can be purchased from:

Preci-Dip Durtal SA
Rue St-Maurice 34
P.O. Box 341
CH-2800 Délemont, Switzerland
Phone: +41 (0)32 / 421 04 00
Fax: +41 (0)32 / 421 04 01
E-mail: sales@precidip.com
<http://www.precidip.com>

Connector type	Part number (xx=number of pins)
peripheral board (10mm board spacing);single row	326-91-1xx-41-001001
peripheral board (10mm board spacing);double row	426-91-2xx-41-001001
carrier board; single row; thruhole	310-91-1xx-41-001000
carrier board; double row; thruhole	410-91-2xx-41-001000
carrier board; single row; SMT	310-91-1xx-41-105101
carrier board; double row; SMT	410-91-2xx-41-105101

or from

Fischer Elektronik GmbH & Co. KG
D-58465 Lüdenscheid, Germany
Phone: +49 (0)23 51 4 35 0
Fax.: +49 (0)23 51 4 57 54
E-mail: info@fischerelektronik.de
<http://www.fischerelektronik.de>

Connector type	Part number (xx=number of pins)
peripheral board (10mm board spacing);single row	MK13.xxZX1
peripheral board (10mm board spacing);double row	MK213.xxZX1
carrier board; single row; thruhole	MK01.xxZ
carrier board; double row; thruhole	MK201.xxZ
carrier board; single row; SMT	(not available)
carrier board; double row; SMT	MK220SMD.xx.Z

or from

Mill-Max Mfg. Corp
190 Pine Hollow Road
Oyster Bay, NY 11771, USA
Phone: 516 922 6000
Fax: 516 922 9253
E-mail: sales@mill-max.com
http://www.mill-max.com

Connector type	Part number
(all types)	see table for Preci-Dip

4.5 Connectors for the Analog Input and Alternative RS-232 Connector

Suitable receptacles for the alternative RS-232 connector and the analog input connector are:

Manufacturer	Part number
lumberg (www.lumberg.com)	MICA 10

5 Literature references

- [1] *DSP Master BSP User's Guide for the UC1394a-1 MCM*, Orsys [DSP_master_BSP_UG](#)
- [2] *User's Guide micro-line® Power Supply Kit*, Orsys [Power_Supply.pdf](#)
- [3] *User Guide IEEE1394 embedded API*, Orsys [emb_1394_API_UG.pdf](#)

6 List of Abbreviations Used in this Document

API	<u>a</u> pplication <u>p</u> rogramming <u>i</u> nterface
BSP	<u>b</u> oard <u>s</u> upport <u>p</u> ackage: a combination of software and FPGA design that provides a dedicated functionality to the UC1394a-1 MCM
CCS	<u>C</u> ode <u>C</u> omposer <u>S</u> tudio – TI's development environment
CPU	<u>c</u> entral <u>p</u> rocessing <u>u</u> nit = processor
DSP	Digital Signal Processor
EMIF	<u>e</u> xternal <u>m</u> emory <u>i</u> nterface – an interface of the TMS320VC5509 DSP
FIFO	<u>f</u> irst <u>i</u> n <u>f</u> irst <u>o</u> ut; a special type of memory
firmware	software installed on the UC1394a-1 MCM (<u>f</u> irmly installed <u>s</u> oftware)
FPGA	<u>f</u> ield <u>p</u> rogrammable <u>g</u> ate <u>a</u> rray
I ² C	<u>i</u> nter <u>i</u> ntegrated <u>c</u> ircuit – a low speed interface between integrated circuits
KB	<u>k</u> ilo <u>b</u> yte = 1024 byte
KBps	KB per second
LED	<u>l</u> ight <u>e</u> mitting <u>d</u> iode
LLC	<u>I</u> EEE1394 <u>l</u> ink <u>l</u> ayer <u>c</u> ontroller
LSB	<u>l</u> east <u>s</u> ignificant <u>b</u> it or <u>b</u> yte
MB	<u>M</u> ega <u>b</u> yte = 1204 KB = 1048576 byte
MBps	<u>M</u> ega <u>b</u> ytes <u>p</u> er <u>s</u> econd
Mbps	<u>M</u> ega <u>b</u> its <u>p</u> er <u>s</u> econd
McBSP	<u>m</u> ulti- <u>c</u> hannel <u>b</u> uffered <u>s</u> erial <u>p</u> ort – a peripheral of the TMS320C6713 DSP
MCM	<u>m</u> ulti <u>c</u> hip <u>m</u> odule
ML	<u>m</u> icro- <u>l</u> ine®, a proprietary quasi-standard for micro-controller buses defined by Orsys
MSB	<u>m</u> ost <u>s</u> ignificant <u>b</u> it or <u>b</u> yte
n/a	<u>n</u> ot <u>a</u> vailable
Phy	<u>I</u> EEE1394 <u>p</u> hysical layer transceiver

RAM	<u>r</u> andom <u>a</u> ccess <u>m</u> emory
SDRAM	<u>s</u> ynchronous <u>d</u> ynamic <u>r</u> andom <u>a</u> ccess <u>m</u> emory
ROM	<u>r</u> ead <u>o</u> nly <u>m</u> emory
SDK	<u>s</u> oftware <u>d</u> evelopment <u>k</u> it
TBC	<u>t</u> o <u>b</u> e <u>c</u> hanged = value not 100% tested and may change in future
TBD	<u>t</u> o <u>b</u> e <u>d</u> efined = value is not yet specified
TI	<u>T</u> exas <u>I</u> nstruments
UART	<u>u</u> niversal <u>a</u> synchronous <u>r</u> eceiver <u>t</u> ransmitter